This project is read-only.

Likely Future Improvements

  • Add a wrapper object to encapsulate and integrate existing an existing Verilog design with Rapid HDL.
  • Add support for unit testing of hardware designs by calling Icarus Verilog

Last edited Sep 11, 2009 at 8:46 AM by allen248, version 1


No comments yet.